Abstract: An ultra-wideband (UWB) low noise amplifier (LNA) for 3.3-13.0 GHz wireless applications using 90 nm CMOS is proposed in this paper. The proposed LNA uses an improved common-gate (CG) topology utilizing feedback body biasing (FBB), which improves noise figure (NF) by a considerable amount. Parallel-series tuned LC network was used between the common-gate first stage and the cascoded common-source (CS) stage to achieve the maximum signal flow from CG to CS stage. Improved CS topology with a series inductor at the drain terminal in the second stage connected and cascoded CS third stage provides high power gain (S 21 ) and bandwidth enhancement throughout the complete UWB. A common-drain buffer stage at the output provides high output reflection coefficient (S 22 ). It achieves an average power gain (S 21 ) of 14.7 ± 0.5 dB with a noise figure (NF) of 3.0-3.7 dB. It has an input reflection coefficient (S 11 ) less than −11.7 dB for 3.3-13.0 GHz frequency and output reflection coefficient (S 22 ) of less than −10.6 dB with a very high reversion isolation (S 12 ) of less than −72.4 dB. It consumes only 5.2 mW from a 0.7 V power supply.
Introduction
The Federal Communications Commission (FCC), in 2002, offered a 3.1-10.6 GHz ultra-wideband frequency (UWB) range, for the implementation of very high data rate wireless communication links [1] . The FCC set an upper limit on highest power spectral density to −41.3 dBm/MHz over the 3.1-10.6 GHz frequency range, so that the newly designed wireless communication devices could not interfere with the wireless services existing in the same local area network [1] [2] [3] . This upper limit for power spectral density makes the UWB technology suitable for many interesting wireless applications, such as wireless personal area networks (WPAN), medical imaging, short-range radars for vehicles and wireless sensor nodes [4, 5] . It gives reasons for low-power very-large scale integration (VLSI) design industries and researchers to develop low-power, low-noise, and reliable UWB radio-frequency integrated circuits (RFICs) for these applications. Moreover, continuous shrinking in complementary metal oxide semiconductor (CMOS) chip fabrication technologies and split manufacturing techniques in RF designs [6, 7] , makes it possible to design and fabricate RFICs on the nanometer scale [8, 9] .
LNA as a primary module of UWB wireless communication receiver requires designers to meet many challenges like 50 Ω input matching, a low noise figure, flat gain, low power, and the receiver's This paper reports a design of a low-power LNA using CG feedback-body biased topology for an UWB frequency. A CG configuration provides a very simple technique for UWB input impedance matching by setting 1/gm equal to 50 Ω, where gm is the transconductance of CG transistor. Implementation of feedback-body biasing for input CG transistor leads to the further decrease in the power supply (Vdd) due to the decrease in threshold voltage, which results from a decrease in power consumption. The advantage of a wideband input matching capability and utilizing the body-biasing to decrease power consumption brought our attention to the traditional CG LNA topologies for the 3.1-10.6 GHz UWB frequency. This paper is organized as follows: Section 2 describes the proposed LNA design methodology for the proposed LNA. In Section 3, the results of the proposed LNA circuit and comparison with the previous work are presented. Finally, Section 4 concludes this paper.
Operational Principle and Circuit Implementation
The circuit diagram of the proposed UWB LNA shown in Figure 2 consists of four stages. At the input side, a common-gate cascode topology has been used to achieve wideband input matching. The source inductor (Ls1) and gate-source parasitic capacitance (Cgs1) dictates the input resonance frequency of the CG-stage. The transistor M1 has been configured to feedback-body biasing through the feedback resistor R1 connected to drain terminal of M2, to boost-up the noise figure performance and the power consumption, whereas the transistor M2 is cascoded with M1 to enhance the gain of This paper reports a design of a low-power LNA using CG feedback-body biased topology for an UWB frequency. A CG configuration provides a very simple technique for UWB input impedance matching by setting 1/g m equal to 50 Ω, where gm is the transconductance of CG transistor. Implementation of feedback-body biasing for input CG transistor leads to the further decrease in the power supply (V dd ) due to the decrease in threshold voltage, which results from a decrease in power consumption. The advantage of a wideband input matching capability and utilizing the body-biasing to decrease power consumption brought our attention to the traditional CG LNA topologies for the 3.1-10.6 GHz UWB frequency. This paper is organized as follows: Section 2 describes the proposed LNA design methodology for the proposed LNA. In Section 3, the results of the proposed LNA circuit and comparison with the previous work are presented. Finally, Section 4 concludes this paper.
The circuit diagram of the proposed UWB LNA shown in Figure 2 consists of four stages. At the input side, a common-gate cascode topology has been used to achieve wideband input matching. The source inductor (L s1 ) and gate-source parasitic capacitance (C gs1 ) dictates the input resonance frequency of the CG-stage. The transistor M 1 has been configured to feedback-body biasing through the feedback resistor R 1 connected to drain terminal of M 2 , to boost-up the noise figure performance and the power consumption, whereas the transistor M 2 is cascoded with M 1 to enhance the gain of the first stage. The CG first stage has been cascoded with two stages of common source configuration using transistors M 3 and M 4 respectively, to enhance the gain and bandwidth proposed for UWB LNA.
In first CS stage, L d3 serves as a series peaking inductor, which increases the gain flatness. At the output side, a buffer stage has been used for enhancing the output matching (S 22 ) performance of the proposed LNA. The output of the transistor is tuned by a parallel LC resonating circuit, in which an inductor (L d4 ) resonates with the total gate-drain parasitic capacitances (i.e., C gd4 + C gd5 ) of the transistors M 4 and M 5 , respectively. The output is taken from the source terminal of transistor M 5 whereas M 6 behaves as a saturated load. the first stage. The CG first stage has been cascoded with two stages of common source configuration using transistors M3 and M4 respectively, to enhance the gain and bandwidth proposed for UWB LNA. In first CS stage, Ld3 serves as a series peaking inductor, which increases the gain flatness. At the output side, a buffer stage has been used for enhancing the output matching (S22) performance of the proposed LNA. The output of the transistor is tuned by a parallel LC resonating circuit, in which an inductor (Ld4) resonates with the total gate-drain parasitic capacitances (i.e., Cgd4 + Cgd5) of the transistors M4 and M5, respectively. The output is taken from the source terminal of transistor M5 whereas M6 behaves as a saturated load. The capacitors Cin, C1, C2 and C3 are the coupling capacitors, whereas the resistors R2 to R5 are used as biasing resistors. Maximum power flow from receiver end to the load end is one of the important requirements for an LNA design, and for this purpose, a parallel to series LC network has been used between common gate first stage's output and the input of second stage. In this, drain inductor (Ld2) and gate-drain parasitic capacitance (Cgd2) of M2 are figured as parallel resonance circuit resonating at Table 1 provides the parameter values for the proposed LNA design. 
Forward Body Baising to Decrease Power Consumption
Due to the cascode architecture of transistors M1 and M2, it demands high Vdd supply. This limits the design of LNA to low power consumption. To mitigate this problem, the forward-body bias technique has been implemented in this paper, to operate the proposed UWB LNA at lower Vdd supply of 0.7 V. The transistor M1 is the key-element in deciding the input impedance matching and noise figure of the complete LNA circuit, and to isolate it from transistor M2, the forward-body bias The capacitors C in , C 1 , C 2 and C 3 are the coupling capacitors, whereas the resistors R 2 to R 5 are used as biasing resistors. Maximum power flow from receiver end to the load end is one of the important requirements for an LNA design, and for this purpose, a parallel to series LC network has been used between common gate first stage's output and the input of second stage. In this, drain inductor (L d2 ) and gate-drain parasitic capacitance (C gd2 ) of M 2 are figured as parallel resonance circuit resonating at 1/ L d2 C gd2 , whereas inductor L 1 and the capacitance C 1 are used to form series resonance circuit resonating at 1/ √ L 1 C 1 . A frequency response equivalent to a band-pass filter can be achieved when parallel LC tank resonates at the same centerfrequency at which series LC tank does. This condition can be achieved when L d2 C gd2 Table 1 provides the parameter values for the proposed LNA design. 
Due to the cascode architecture of transistors M 1 and M 2 , it demands high V dd supply. This limits the design of LNA to low power consumption. To mitigate this problem, the forward-body bias technique has been implemented in this paper, to operate the proposed UWB LNA at lower V dd supply of 0.7 V. The transistor M 1 is the key-element in deciding the input impedance matching and noise figure of the complete LNA circuit, and to isolate it from transistor M 2 , the forward-body bias technique has been applied only to M 1 . This provides more degrees of freedom in finalizing the device dimensions of M 2 , to keep transconductance (g m2 ) constant and to provide constant current to primary amplifying transistor M 1 [19] [20] [21] . The threshold voltage V th of the transistor M 1 can be characterized by:
where V t0 is the threshold voltage for zero body-to-source voltage (i.e., V BS =0), γ 0 is a constant that describes body-effect and usually has a value in the range of 0.3-0.4 V and ϕ f is the bulk Fermi-potential. It is clear from Equation (1) that applying a forward voltage to body terminal will reduce the threshold voltage of MOS device which in turn helps in reducing the power consumption.
Frequency Response of S 11 and S 22
In this section, the proposed LNA design has been analyzed for the frequency response of the input reflection coefficient (S 11 ) and the output reflection coefficient (S 22 ). The approximate expressions for S 11 and S 22 have been derived here using the small-signal model of the proposed LNA shown in Figure 3 , where the effect of the input capacitor (C in ) on the overall input impedance (Z in ) has been neglected.
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technique has been applied only to M1. This provides more degrees of freedom in finalizing the device dimensions of M2, to keep transconductance (gm2) constant and to provide constant current to primary amplifying transistor M1 [19] [20] [21] . The threshold voltage Vth of the transistor M1 can be characterized by:
where Vt0 is the threshold voltage for zero body-to-source voltage (i.e., VBS =0), γ0 is a constant that describes body-effect and usually has a value in the range of 0.3-0.4 V and φf is the bulk Fermi-potential. It is clear from Equation (1) that applying a forward voltage to body terminal will reduce the threshold voltage of MOS device which in turn helps in reducing the power consumption.
Frequency Response of S11 and S22
In this section, the proposed LNA design has been analyzed for the frequency response of the input reflection coefficient (S11) and the output reflection coefficient (S22). The approximate expressions for S11 and S22 have been derived here using the small-signal model of the proposed LNA shown in Figure 3 , where the effect of the input capacitor (Cin) on the overall input impedance (Zin) has been neglected. After using fundamental network theorems, the input impedance of the proposed LNA design can be obtained as:
where Zs1(ω) is impedance of parallel LC tank and ZX(ω) can be expressed as:
where gm1, gm2 are transconductances and 1/ro1, 1/ro2 are drain-to-source channel conductance of M1 and M2 respectively. Back-gate transconductance of M1 is denoted by gmb1 and ZLoad1 is the total load impedance connected at the drain of transistor M2. In Equation (3), assuming ro1 >> 1 and ro2 >> 1, then at the input parallel resonance condition set up by Ls1 and Cgs1 and the input impedance Zin(ω) can be approximated as: After using fundamental network theorems, the input impedance of the proposed LNA design can be obtained as:
where Z s1 (ω) is impedance of parallel LC tank and Z X (ω) can be expressed as:
where g m1 , g m2 are transconductances and 1/r o1 , 1/r o2 are drain-to-source channel conductance of M 1 and M 2 respectively. Back-gate transconductance of M 1 is denoted by g mb1 and Z Load1 is the total load impedance connected at the drain of transistor M 2 . In Equation (3), assuming r o1 >> 1 and r o2 >> 1, then at the input parallel resonance condition set up by L s1 and C gs1 and the input impedance Z in(ω) can be approximated as:
The input reflection coefficient (S 11 ) can be expressed as:
In general, S 11 ≤ −10 dB is an essential requirement for the entire frequency of interest. From Equations (4) and (5) we have:
For the output reflection coefficient (S 22 ), output impedance estimated by looking into the output buffer transistor M 5 is keeping input of the buffer stage as zero. The output impedance of the proposed LNA can be expressed as:
where Z 4(ω) is the impedance of the LC tank formed by L d4 with (C gd4 + C gd5 ). C gd4 is the gate-to-drain parasitic capacitance of transistor M 4 , whereas C gs5 and g m5 are the gate-source parasitic capacitance and transconductance of the transistor M 5 , respectively. The output reflection coefficient (S 22 ) is given by:
Noise Figure Analysis
The noise equivalent model of the proposed UWB is shown in Figure 4 . The input CG transistor M 1 plays a significant role in overall the noise figure of the LNA while the noise contribution of cascoded transistor M 2 and other successive stages is very small. In Figure 4 , the main noise sources included are: the thermal noise due to signal source resistance R s represented by V 2 n,Rs = 4kTR s ∆ f , the gate-induced noise of M 1 represented by i 2 n,g1 = 4kTδg g1 ∆ f and the channel-induced thermal noise of M 1 represented by i 2 n,d1 = 4kTγg d0 ∆ f where, k is the Boltzmann constant, T is the temperature in Kelvin, ∆ f is noise bandwidth, δ is the coefficient of gate-induced noise and γ is the coefficient of channel-induced thermal noise. The g g and g d0 are given by g g = ω 2 C 2 gs1 /(5g d0 ) and g d0 = g m1 /α respectively, where g g is the equivalent gate conductance and g d0 is the zero-bias drain conduction of transistor M 1 . Another important noise source of MOS transistor of noise due to the bulk-resistance (R B ) given by i 2 nb1 = 4kTR B g 2 mb1 ∆ f [22] . This bulk-resistance is distributive in nature, which is very difficult of analyze quantitatively [23] . Furthermore, this noise is also not correlated with the gate induced noise and the channel induced thermal noise. However, the effect of noise due to bulk resistance can be decreased by decreasing the value of g mb1 and is clear from the expression of g mb1 given by:
This will be possible if we apply a forward voltage to the body terminal of M 1 . The correlation coefficient c between induced gate noise (i 2 n,g1 ) and channel induced thermal noise (i 2 n,d1 ) is also ignored here for simplifying our noise figure analysis. The noise figure of the proposed LNA can be expressed as:
where V 2 n,out,Rs , V 2 n,out,g1 and V 2 n,out,d1 are the rms output noise voltages at the drain terminal of M 2 due to V 2 n,Rs , i 2 n,g1 and i 2 n,d1 , respectively. The V 2 n,out,Rs , V 2 n,out,g1 and V 2 n,out,d1 can be expressed as:
and:
Respectively. Substituting the Equations (11)- (13) in Equation (10), we get the noise figure expression of the proposed UWB LNA as:
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Respectively. Substituting the Equations (11)- (13) in Equation (10), we get the noise figure expression of the proposed UWB LNA as: 
Simulation Results
The proposed LNA is designed and simulated using a 90 nm CMOS process for 3-14 GHz UWB frequency range. The simulation results for S-parameters, noise figure and stability of the proposed FBB UWB LNA are shown in Figure 5 . It can be observed from Figure 5a that the proposed LNA UWB input matching with S 11 has less than −10.6 dB for a frequency range of 3.3 GHz to 13.0 GHz. For this purpose, the transconductance (g m1 ) of M 1 was set to 26 mS so that 1/g m1 ≈ 38.4 Ω, so that the difference from the 50 Ω antenna impedance will be contributed to by the successive stages in the LNA architecture. Due to the CG cascode topology the proposed UWB LNA has a very high reverse isolation (S 12 ) of less than −72.4 dB was achieved throughout the complete UWB range (Figure 5b ).
FBB UWB LNA are shown in Figure 5 . It can be observed from Figure 5a that the proposed LNA UWB input matching with S11has less than −10.6 dB for a frequency range of 3.3 GHz to 13.0 GHz. For this purpose, the transconductance (gm1) of M1 was set to 26 mS so that 1/gm1 ≈ 38.4 Ω, so that the difference from the 50 Ω antenna impedance will be contributed to by the successive stages in the LNA architecture. Due to the CG cascode topology the proposed UWB LNA has a very high reverse isolation (S12) of less than −72.4 dB was achieved throughout the complete UWB range (Figure 5b) . The frequency response for power gain (S21) is shown in Figure 5c and it can be observed from the figure that S21 was greater than 14.2 dB throughout the frequency range of 3.0 GHz to 13.0 GHz. The proposed LNA shows a flat S21 for 15.7 ± 0.5 dB for a frequency range of 4.5 GHz to 13.0 GHz whereas, the output reflection coefficient (S22) was less than −10.8 dB for the 3.0 GHz to 13.0 GHz frequency range (Figure 5d ). The noise figure plot of the LNA proposed is shown in Figure 5e and it can be observed from the noise figure versus frequency plot, NF was ranging from 3.0 dB to 4.0 dB for the complete UWB frequency range. The frequency response for power gain (S 21 ) is shown in Figure 5c and it can be observed from the figure that S 21 was greater than 14.2 dB throughout the frequency range of 3.0 GHz to 13.0 GHz. The proposed LNA shows a flat S 21 for 15.7 ± 0.5 dB for a frequency range of 4.5 GHz to 13.0 GHz whereas, the output reflection coefficient (S 22 ) was less than −10.8 dB for the 3.0 GHz to 13.0 GHz frequency range (Figure 5d ). The noise figure plot of the LNA proposed is shown in Figure 5e and it can be observed from the noise figure versus frequency plot, NF was ranging from 3.0 dB to 4.0 dB for the complete UWB frequency range.
In extension to the parameters discussed earlier for the designing of LNA, another significant parameter to be considered is the Stability factor (K). The absolute stability is an essential requirement for the designed LNA. The stability factor can be expressed as:
The stability factor (K) should be greater than 1 and the delta (|∆|) should be less than 1 for an unconditional stability of a system throughout the complete UWB frequency range. Figure 5f shows the stability of the proposed LNA design, where minimum value obtained for K was equal to 330 at 13.0 GHz, which is far greater than unity and the value of delta (|∆|) at less than 0.12.
To evaluate the effect of feedback body bias technique on noise figure, power gain and input reflection coefficient, the proposed LNA has been simulated with feedback body bias at V dd supply of 0.7 V and without body biasing at V dd supply of 0.7 V and 0.9 V. It can be observed from Figure 6 that noise figure, power gain and input matching performance of the proposed LNA was improved with a CG FBB topology with the advantage of requirement of lower V dd supply. (16) The stability factor (K) should be greater than 1 and the delta (|Δ|) should be less than 1 for an unconditional stability of a system throughout the complete UWB frequency range. Figure 5f shows the stability of the proposed LNA design, where minimum value obtained for K was equal to 330 at 13.0 GHz, which is far greater than unity and the value of delta (|Δ|) at less than 0.12.
To evaluate the effect of feedback body bias technique on noise figure, power gain and input reflection coefficient, the proposed LNA has been simulated with feedback body bias at Vdd supply of 0.7 V and without body biasing at Vdd supply of 0.7 V and 0.9 V. It can be observed from Figure Another significant parameter to be considered is linearity. The input signal received from the antenna must be linearly amplified by the designed LNA. As LNAs are usually biased at a very low voltage, at this low voltage the linearity survives due to transconductance (gm) and drain-conductance (gds) nonlinearities of the MOS device. Linearity of the proposed LNA has been analyzed graphically in terms of a 1-dB compression point (P1dB), and a third order interface point (IIP3) for which input power was swept from −40 dBm to −10 dBm. It can be observed from Figure 7a that P1dB at the fundamental frequency of 7.0 GHz was −23.0 dBm. A two tone test was performed at a center frequency of 7.0 GHz that gave two tones at f1 = 6.995 GHz and f2 = 7.005 GHz with frequency spacing of 10 MHz to find IIP3. Extrapolating the fundamental signal and third order Another significant parameter to be considered is linearity. The input signal received from the antenna must be linearly amplified by the designed LNA. As LNAs are usually biased at a very low voltage, at this low voltage the linearity survives due to transconductance (g m ) and drain-conductance (g ds ) nonlinearities of the MOS device. Linearity of the proposed LNA has been analyzed graphically in terms of a 1-dB compression point (P1dB), and a third order interface point (IIP3) for which input power was swept from −40 dBm to −10 dBm. It can be observed from Figure 7a that P1dB at the fundamental frequency of 7.0 GHz was −23.0 dBm. A two tone test was performed at a center frequency of 7.0 GHz that gave two tones at f 1 = 6.995 GHz and f 2 = 7.005 GHz with frequency spacing of 10 MHz to find IIP3. Extrapolating the fundamental signal and third order signal outputs and finding out the intersection of the two gives the approximate value of IIP3. It can be observed from Figure 7b that IIP3 of the proposed LNA was −19 dBm. The designed UWB LNA must be stable against temperature variations. To ensure this, the designed LNA was simulated at nominal, slow-slow (SS), and fast-fast (FF) process corners and at different temperatures of −25°, 25° and 50° Celsius (Figure 8 ). It can be observed from Figure 8a ,b that the feedback of the proposed UWB LNA had a minimum NF that varied from 2.87-3.75 dB to 3.0-4.0 dB at the FF and SS corners respectively, and it varied from 3.1-3.6 dB to 3.3-4.3 dB for -25 °C to -50 °C temperature variations, respectively. Figure 8c,d shows the frequency responses of the input reflection coefficient against process and temperature variations. It can be observed that S11was less −9.0 dB for 4-13 GHz for all process corners, and was less than 9.1 dB for 5-13 GHz for the temperature range of −25 °C to 50 °C. The power gain frequency response of the proposed LNA is shown in Figure 8e -f, which confirmed the robustness of the proposed UWB LNA against temperature variations. The designed UWB LNA must be stable against temperature variations. To ensure this, the designed LNA was simulated at nominal, slow-slow (SS), and fast-fast (FF) process corners and at different temperatures of −25 • , 25 • and 50 • Celsius (Figure 8 ). It can be observed from Figure 8a ,b that the feedback of the proposed UWB LNA had a minimum NF that varied from 2.87-3.75 dB to 3.0-4.0 dB at the FF and SS corners respectively, and it varied from 3.1-3.6 dB to 3.3-4.3 dB for −25 • C to −50 • C temperature variations, respectively. Figure 8c,d shows the frequency responses of the input reflection coefficient against process and temperature variations. It can be observed that S 11 was less −9.0 dB for 4-13 GHz for all process corners, and was less than 9.1 dB for 5-13 GHz for the temperature range of −25 • C to 50 • C. The power gain frequency response of the proposed LNA is shown in Figure 8e -f, which confirmed the robustness of the proposed UWB LNA against temperature variations. The designed UWB LNA must be stable against temperature variations. To ensure this, the designed LNA was simulated at nominal, slow-slow (SS), and fast-fast (FF) process corners and at different temperatures of −25°, 25° and 50° Celsius (Figure 8 ). It can be observed from Figure 8a ,b that the feedback of the proposed UWB LNA had a minimum NF that varied from 2.87-3.75 dB to 3.0-4.0 dB at the FF and SS corners respectively, and it varied from 3.1-3.6 dB to 3.3-4.3 dB for -25 °C to -50 °C temperature variations, respectively. Figure 8c ,d shows the frequency responses of the input reflection coefficient against process and temperature variations. It can be observed that S11was less −9.0 dB for 4-13 GHz for all process corners, and was less than 9.1 dB for 5-13 GHz for the temperature range of −25 °C to 50 °C. The power gain frequency response of the proposed LNA is shown in Figure 8e -f, which confirmed the robustness of the proposed UWB LNA against temperature variations. (e) (f) Results in this study were obtained with theoretical calculations and simulations with standard model files in 90 nm technology. The chip-layout of the proposed LNA is shown in Figure 9 , which is designed using the Cadence Layout tool using a 90 nm CMOS process. The dimensions of all the inductors have been calculated using the expression from Mohan et al. (1999) [24] . All the inductors have been designed using metal-1 layer with a turn width and turn spacing of 5 µm and an outer diameter (Dout) of 300 µm for each. As the designed LNA is required to achieve a large bandwidth, the Q-factor of the inductors used in the proposed LNA was very small and ranges from 0.6-1.5. The capacitors Cin and C1 were designed using metal-insulator-metal using metal-2 and metal-3 layers. The capacitors C2 and C3 were designed using a N-type MOS device, whereas the N-diffusion resistors were used to decrease the layout area. The chip layout occupied 1.318 mm 2 of area. In order to evaluate and compare the overall performance of the proposed UWB LNA with previous work, a figure-of-merit (FOM) has been evaluated. The figure-of-merit can be obtained as [14, 22, 23] : (17) where |S21|abs is the absolute value of S21, BW is the 3-dB bandwidth measured in GHz, F is noise factor and PmW is the power consumption in mW. Results in this study were obtained with theoretical calculations and simulations with standard model files in 90 nm technology. The chip-layout of the proposed LNA is shown in Figure 9 , which is designed using the Cadence Layout tool using a 90 nm CMOS process. The dimensions of all the inductors have been calculated using the expression from Mohan et al. (1999) [24] . All the inductors have been designed using metal-1 layer with a turn width and turn spacing of 5 µm and an outer diameter (D out ) of 300 µm for each. As the designed LNA is required to achieve a large bandwidth, the Q-factor of the inductors used in the proposed LNA was very small and ranges from 0.6-1.5. The capacitors C in and C 1 were designed using metal-insulator-metal using metal-2 and metal-3 layers. The capacitors C 2 and C 3 were designed using a N-type MOS device, whereas the N-diffusion resistors were used to decrease the layout area. The chip layout occupied 1.318 mm 2 of area. In order to evaluate and compare the overall performance of the proposed UWB LNA with previous work, a figure-of-merit (FOM) has been evaluated. The figure-of-merit can be obtained as [14, 22, 23] :
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where |S 21 | abs is the absolute value of S 21 , BW is the 3-dB bandwidth measured in GHz, F is noise factor and P mW is the power consumption in mW. Results in this study were obtained with theoretical calculations and simulations with standard model files in 90 nm technology. The chip-layout of the proposed LNA is shown in Figure 9 , which is designed using the Cadence Layout tool using a 90 nm CMOS process. The dimensions of all the inductors have been calculated using the expression from Mohan et al. (1999) [24] . All the inductors have been designed using metal-1 layer with a turn width and turn spacing of 5 µm and an outer diameter (Dout) of 300 µm for each. As the designed LNA is required to achieve a large bandwidth, the Q-factor of the inductors used in the proposed LNA was very small and ranges from 0.6-1.5. The capacitors Cin and C1 were designed using metal-insulator-metal using metal-2 and metal-3 layers. The capacitors C2 and C3 were designed using a N-type MOS device, whereas the N-diffusion resistors were used to decrease the layout area. The chip layout occupied 1.318 mm 2 of area. In order to evaluate and compare the overall performance of the proposed UWB LNA with previous work, a figure-of-merit (FOM) has been evaluated. The figure-of-merit can be obtained as [14, 22, 23] : (17) where |S21|abs is the absolute value of S21, BW is the 3-dB bandwidth measured in GHz, F is noise factor and PmW is the power consumption in mW. The simulation results of the proposed UWB LNA were compared with the previous published work from a wide literature in Table 2 . Comparison mainly focused on noise figure (NF), input reflection coefficient (S 11 ), output reflection coefficient (S 22 ), power gain (S 21 ) and power consumption for 3.1-10.6 GHz UWB frequency. The LNAs implemented in References [8, 23, 25] uses common-source resistive feedback topology for wideband input matching, but the noise figure was in 3.0-5.3 dB range and consumed more power as compared to the LNA proposed in this paper. A noise cancelling technique was utilized in References [14, 23] with a high power consumption of 9.97 mW and 23.23 mW respectively. CS with an FBB technique was used in References [20, 26, 27] , however, the power consumed by the LNA proposed in References [20, 26] was greater than 9 mW and 13.0 mW, respectively. Due to the use of the small power supply LNA proposed in References [27] it consumed less power but had S 11 of ≤−5 dB. It can be observed from Table 2 that the proposed LNA design had better overall performance in terms of the noise figure, S 11 , S 21 , S 22 , bandwidth and the power consumption. 
Conclusions
A low power UWB LNA was proposed in this paper for the UWB frequency range. The proposed LNA was designed and simulated using a 90nm CMOS process and implemented using common-gate cascade topology, with a feedback body biasing technique. Drain to body feedback was implemented using a resistor of 0.5 KΩ between the body terminal of M 1 and the drain of M 2 to alter the noise figure and power consumption. Detailed S 11 , S 22 and noise figure analysis was also provided to support the simulation results of the proposed LNA. The proposed LNA achieved a flat power gain (S 21 ) of 14.7 ± 0.5 dB for 4.5-13.0 GHz and noise figure of 3.0-4.0 dB. An output reflection coefficient of <−10.8 dB was achieved throughout the complete UWB range with a very small power consumption of 5.2 mW, including the output buffer stage and has a chip-layout area of 1.318 mm 2 , which makes the proposed LNA design a good candidate for low power and low noise wireless applications.
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